

## 30.2 A 70GHz Manufacturable Complementary LC-VCO with 6.14GHz Tuning Range in 65nm SOI CMOS

Daeik D. Kim<sup>1</sup>, Jonghae Kim<sup>1</sup>, Jean-Olivier Plouchart<sup>2</sup>, Choongyeun Cho<sup>1</sup>, Weipeng Li<sup>3</sup>, Daihyun Lim<sup>4</sup>, Robert Trzcienski<sup>2</sup>, Mahender Kumar<sup>1</sup>, Christine Norris<sup>1</sup>, David Ahlgren<sup>1</sup>

<sup>1</sup>IBM, Hopewell Junction, NY, <sup>2</sup>IBM T. J. Watson, Yorktown Heights, NY, <sup>3</sup>Yale University, New Haven, CT, <sup>4</sup>Massachusetts Institute of Technology, Cambridge, MA



D. Kim


A complementary LC-VCO is integrated in a 65nm SOI process and is statistically characterized on a 300mm wafer. Average center frequency is 67.9GHz and frequency tuning range is 6.14GHz or 9.05%. It achieves a phase noise of -106dBc/Hz at 10MHz offset and consumes 5.37mW from a 1.2V supply. The VCO yield is 94.7% for 70GHz operation.

See Digest page 540


## Outline

- **Introduction:**
  - Motivation
  - Application
- **Design discussion:**
  - Development platform
  - Design process and components
- **Summary:**
  - Experiments
  - Conclusion

## Development Platform



## Motivation




## Design Concerns

- **Oscillation condition**  
 $g_{m,FET} > k \times g_{m,LC-TANK}, k > 3$
- **Functional yield**  
 $\text{Yield}(\%) \Leftrightarrow \text{FTR}(\%) \Leftrightarrow \text{CTR}(\%)$
- **Phase noise**  
 $PN = f(P_{sig}, Q_{LC-TANK})$
- **Circuit area**
- **Power consumption**


## Application

## ▪ V-band communication system PLL

- OC-1536
- Giga-bit wireless




## Schematic Diagram




## Inductor

- Microstrip inductor with 1.2um top Cu layer, L=100um, W=5um, 40pH




## Test Set Up




## Varactor (AMOS)

- Fixed capacitance and number of cells
- Optimized for highest Q with L & W




## LC-Tank

- L & C characterization challenge
- LC-tank VNA measurement
- Single-ended Q=8.5




## Layout & Die Photo




## Frequency Tuning Range

- V<sub>DD</sub>=1.2V, V<sub>CTRL</sub>=0~1.2V, FTR=9.5%




## Phase Noise

- Measurement with an on-chip divider



## VCO Functional Yield


- 3GHz common FTR, 94.7% 70GHz yield



Continued on Page 759

## Functional Yield & FTR

- Functional yield is determined by FTR
  - Using measured center frequency data




## Statistics

	Average	Std. deviation	Norm. dev. (%)	Max.	Min.
Upper limit $f_u$ (GHz)	71.0	0.82	1.15	73.5	69.9
Lower limit $f_l$ (GHz)	64.8	0.76	1.18	66.9	63.8
<b>Center frequency <math>f_0</math> (GHz)</b>	<b>67.9</b>	<b>0.79</b>	<b>1.16</b>	<b>70.1</b>	<b>66.9</b>
<b>FTR (GHz)</b>	<b>6.14</b>	<b>0.13</b>	<b>2.11</b>	<b>6.68</b>	<b>5.91</b>
<b>FTR (%)</b>	<b>9.05</b>	<b>0.17</b>	<b>1.90</b>	<b>9.53</b>	<b>8.72</b>
Full range VCO gain (GHz/V)	5.11	0.11	2.11	5.57	4.93
Max VCO gain (GHz/V)	7.96	0.43	5.36	9.38	7.25
Min VCO gain (GHz/V)	1.72	0.43	25.0	2.37	0.11
$I_{\text{VDD}}$ (mA) @ $V_{\text{CTRL}}=0$	4.48	0.51	11.4	5.15	3.59

## Comparison

- Extends high-yield V-band VCO limits



## Conclusion

- A record CMOS VCO with FTR and yield
- Achieved VCO results
  - $f_{\text{target}} = 70 \text{GHz}$  with 95% yield
  - $\text{FTR}_{\text{avg}} \sim 9.1\%$
  - Phase noise  $\sim -106 \text{dBc/Hz}$  @10MHz
  - $P_{\text{avg}} \sim 5.4 \text{mW}$
  - Circuit area  $\sim 0.0027 \text{mm}^2 = 2700 \mu\text{m}^2$
- SOI CMOS is promising for mmWave SoC